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Abstract
This paper presents a novel window comparator circuit
whose error threshold can be adaptively adjusted accord-
ing to its input signal levels. It is ideal for analog online
testing applications. Advantages of adaptive comparator
error thresholds over constant or relative error thresholds
in analog testing applications are discussed. Analytical
equations for guiding the design of proposed comparator
circuitry are derived. The proposed comparator circuit
has been designed and fabricated using a CMOS 0.18µ
technology. Measurement results of the fabricated chip
are presented.
1 Introduction
Online testing has been widely used in mission-critical
applications to improve the fidelity of electronic systems.
In the past, various techniques have been developed to
perform online testing for analog circuits [1, 2, 3, 4, 5,
6, 7, 8, 9, 10]. Among those techniques, an effective ap-
proach is to duplicate a portion of the circuit under test
(CUT) and compare the outputs of the original circuit and
its replication [1, 2, 3]. This testing approach, referred to
as redundancy-based online testing scheme, is illustrated
in Figure 1. Comparators used in this testing scheme are
expected to sensitively detect output differences caused by
circuit faults and meanwhile ignore small variations due to
circuit mismatches and parasitic effects. Typically, win-
dow comparators are used in such testing applications.
The output of a window comparator switches from one
logic value to the other when the difference between its
analog inputs exceeds the range of [−V, V], where V is
referred to as the error threshold of the window compara-
tor.
There are three types of window comparator error
thresholds, namely constant, relative, and adaptive error
thresholds. As illustrated in Figure 2(a), a constant error
threshold does not change its value at different input signal
levels. In the figure, we assume input signals are centered
at the signal ground level Vsg and the maximum peak-to-
peak value of the inputs is 2 · VA. It is not rare that the
Gain stage Filter 1 Filter 2
Gain stage Comparator
Vc
Vin
Online Testing module
Circuit Under Test
Vo
Figure 1. Redundancy based online testing
scheme.
difference of the faulty and fault-free circuit responses is
proportional to the input levels of the CUT. For this rea-
son, window comparators with constant error thresholds
may not be able to detect circuit faults when the CUT
input signals are small during online testing operations.
To avoid this problem, relative error thresholds, which
are proportional to comparator input levels as shown in
Figure 2(b), can be implemented. However, the problem
associated with relative error thresholds is that they be-
come too small when comparator input levels are close to
the signal ground level. Thus, small differences between
comparator inputs, caused by device mismatches or other
parasitic effects, may be identified as faults by window
comparators with relative error thresholds.
To address the above problems, an adaptive error thresh-
old approach, which is shown in Figure 2(c), can be used
in window comparator design. In such a circuit, when
comparator inputs are large, the relative error threshold
scheme is used. While, if the comparator experiences
small input signals, it switches to the constant error thresh-
old mode. For the convenience of discussion, we refer to
the region that the comparator has a constant error thresh-
old as the flat band region. The voltage, VF , at which
the window comparator switches from the constant error
threshold mode to the relative error threshold mode, is
called flat band voltage. The ratio of VF to VA is called
flat band ratio and denoted by symbolR. Also, we define
V effin , comparator effective input, as V
eff
in = Vin − Vsg .
Then, the adaptive error threshold of a window compara-
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Figure 2. Different window comparator error
threshold schemes.
tor can be expressed as:
V =


κ · |V effin | for VA > |V effin | > VF
Vconst for |V effin | ≤ VF
(1)
where κ is the coefficient of the error threshold when the
comparator circuit operates outside its flat band region.
In this work, we present a novel design for implementing
window comparators with adaptive error thresholds. We
also address design considerations and develop analytical
equations to help the selection of component parameters
during the design phase.
The rest of the paper is organized as follows. Section 2
reviews previously proposed window comparator circuits.
Section 3 describes our proposed comparator design. Im-
plementation and testing results are presented in Section 4,
and the paper is concluded in Section 5.
2 Previous Implementations of Window
Comparators
Previously, various window comparators have been de-
veloped. In literature [11], a switched-capacitor based
window comparator is presented. It has the advantage
that the error threshold can be programmed by digitally
adjusting capacitor ratios. However, if the circuit is not
carefully optimized, channel charge injection and clock
feedthrough associated with CMOS switches may affect
the accuracy of the realized error thresholds. Zhang et
al. propose a comparator circuit that utilizes two opera-
tional amplifiers (op-amps) and a set of resistors that gov-
ern the error threshold [12]. This circuit can perform self-
testing. However, it requires accurate resistor ratios and
may result in large footprint due to the use of multiple
op-amps. The window comparator presented in [13] is de-
signed to take two pairs of differential inputs and monitor
the difference between their common-mode levels. This
implementation employs differential input pairs as pre-
amplifiers, and use inverters to digitize the outputs of the
pre-amplifiers. Comparator implementations in [14, 15]
are based on folded-cascoded op-amp circuits. Asym-
metric differential pairs are intentionally used at the input
stages of the op-amps to introduce input offset voltage,
which is translated into the comparator error threshold.
De Venuto et.al, have proposed window comparator de-
sign using digital inverters with different inverter thresh-
olds [16, 17, 18, 19]. Such circuits have very simple struc-
tures and take small silicon area. More interestingly, they
can be self-tested before the normal operations. Due to
the use of digital circuits, the realized error threshold is
sensitive to process variations. To address this problem,
an automatic repositioning technique is proposed in [18].
All the window comparators discussed above belong to
the category of constant error threshold comparators.
A window comparator with relative error threshold volt-
age is described in [15]. It uses switched-capacitor circuit
techniques and dynamically adjusts the comparator error
thresholds by taking advantage of CMOS switch channel
charge injection effects. A large input signal results in a
small transistor overdrive voltage and, consequently, leads
to less channel charge injection when the switch is turned
off. This fact is exploited in the design to vary the com-
parator error threshold. Window comparators with adap-
tive error thresholds are presented in [20, 21, 22]. They
also rely on a pair of inverters to digitize the amplified
(using a fully differential pre-amplifier) input difference.
The adaptive error threshold is implemented by dynami-
cally adjusting the impedance of the pull-up paths of the
two inverters according to input levels. Improved concur-
rent error detecting capabilities have been reported using
such comparators.
3 Proposed window comparator implemen-
tation
In this work, we present a novel design of window com-
parator with adaptive error thresholds. Compared to previ-
ously developed circuits, our proposed circuit can be more
easily optimized for different parameters associated with
the adaptive error threshold scheme. Closed-form design
equations are developed for guiding the design process
to achieve the specified flat band ratio, flat band voltage
and error threshold slope κ. The proposed circuit con-
sists of two components. The first component is a window
comparator circuit whose threshold can be programmed
through its biasing current [23]. The second component
is an adaptive biasing circuit, whose output current varies
according to its input signal level. The design of these two
components is described as follows.
3.1 Proposed Window Comparator
The proposed window comparator circuit, as shown in
Figure 3, is comprised of a differential input pair and four
current mirrors. Transistors N1 and N2 constitute the dif-
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ferential pair and their tail current is provided by transistor
N3. PMOS devices P1 ∼ P6, which have the same size,
implement two sets of PMOS current mirrors. While, tran-
sistors N4 and N7, N5 and N6, realize two NMOS current
mirrors with a current gain of m (the size of transistors
N6 and N7 is m times larger than that of N4 and N5). As-
sume the tail current flowing through N3 is Ib. When both
comparator inputs are at the same level, transistors N1,
N2, N4, N5, and P1 ∼ P6 are in their saturation regions,
and all the currents flowing through these transistors are
Ib
2 . Devices N6 and N7, working in their linear regions,
pull voltages at nodes A and B close to ground, driving
the comparator output to logic 1. If comparator input Vin1
is larger than input Vin2, currents flowing through devices
N1 and N2 become Ib2 + i and
Ib
2 − i, or vice versa. When
the input difference as well as the resultant current i are
large enough, the current supplied by P5 or P6 will be
larger than the current that can be sunk by N6 or N7 if
they all operate in their saturation regions. As a result, ei-
ther node A or B will switch to a high voltage level, forc-
ing the corresponding PMOS device into its linear region
to balance the current flow. This triggers the comparator
output switching to logic 0.
N1 N2
P1 P2
N3N4
P3 P4
N5N6
P5
N7
P6
OUTA
B
Vin1 Vin2
25/1 25/1 25/1 25/1 25/1 25/1
12.5/1 12.5/1
12.5/1 12.5/1
25/1
60/160/1
Ib
N8
25/1
Figure 3. Proposed comparator sub-circuit.
The condition for node A or B switching to the high
voltage level is:
Ib
2
+ i > m · (Ib
2
− i) (2)
Assuming that the relation between IDS and VGS of N1
and N2 follows the perfect square-law, the comparator er-
ror threshold can be derived as:
V =
√
2Ib
µn · Cox · (W/L)c1,2
·
√
1−
√
1− (m− 1
m + 1
)2
(3)
where µn is the electron mobility; Cox is the device unit
gate capacitance; and (W/L)c1,2 is the size of N1 and N2.
To implement the error threshold scheme described in
Equation 1, an adaptive biasing current is needed for this
comparator circuit. When the comparator inputs are within
the flat band region, the biasing current should be a con-
stant. However, when the comparator inputs are out of the
flat band region, the biasing current needs to be propor-
tional to the square value of the input signals. The imple-
mentation of such a biasing circuit is presented in the next
section.
3.2 Adaptive biasing circuit
The proposed adaptive biasing circuit, shown in Fig-
ure 4, can be partitioned into four blocks according to their
functions. Depending on whether the level of the input
signal is right (Vin > Vsg + VF ), left (Vin < Vsg − VF ),
or within ((Vsg + VF < Vin < Vsg + VF ) the flat band
region as shown in Figure 2 blocks labeled by U1, U2, and
U3 are selectively activated and, consequently, determine
the biasing current. The fourth block, consisting of tran-
sistors M6∼7 and M13∼17, sums the outputs of U1, U2,
and U3. The operation of U3 is simple. When the sum of
the currents from U1 and U2 is greater than Imin, node Z
is discharged to a low voltage level. M15 is off and the
biasing circuit output Ib is independent of U3. However,
when the sum of U1 and U2 outputs is smaller than Imin,
node Z will be charged and, consequently, M15 is on to
increase the biasing circuit output. The circuit will reach
a stable point when Ib = Imin. This constant biasing cur-
rent will result in a constant comparator error threshold,
which is required in the flat band region.
M10
M11
U
M9
M12 M13
M15
M17
M18
M19
U
M16
M14
U VDD
Vsg M3
M5
M6
M7
Vin
M1
Vx
M4
M8
A
M2
A
VDD
M20
Vy
Vg
Vsg
Ib
Vin
Imin
IQ
IQ
1
2
3
Z
Figure 4. Proposed adaptive biasing circuit.
U1 and U2 operate in a similar manner. Thus, only U1
is discussed here. In the design, current IQ is selected
very small. Thus, Vy ≈ Vsg − V ′t , where V ′t is the thresh-
old voltage of M4 with considering body effect. With a
reasonable amplifier gain A, Vx is close to Vy and, hence,
the threshold of M1 is also approximately equal to V ′t . If
the input of the biasing circuit (same as the window com-
parator input) is smaller than Vsg , M1 is off and U1 does
not affect the biasing circuit output. When the input level
is greater than Vsg , the currents flowing through M1 and
M2, denoted by IDS1 and IDS2, are the same. Thus, Vx
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can be solved as:
Vx =
k · A · Vsg
1 + k ·A +
Vin
1 + k ·A +
k · Vt
1 + k · A − V
′
t (4)
where, k =
√
(W/L)2
(W/L)1
and Vt is the threshold voltage of
M2. Consequently, IDS1 can be derived as:
IDS1 =
µn · Cox
2
(
W
L
)1
k · A
1 + k ·A ·(Vin−Vsg−
Vt
A
)2 (5)
If A is not very small, we can practically ignore the term
of VtA in the above equation. Then, we have:
IDS1 =
µn · Cox
2
(
W
L
)1
k · A
1 + k ·A · (Vin − Vsg)
2 (6)
IDS1 is copied by M5∼7 and added to the biasing circuit
output by M14. If IDS1 > Imin, the biasing circuit output
Ib is the same as IDS1, which is proportional to the square
value of the input signal. From the above relation, flat
band voltage VF can be solved as:
VF =
√
2 · Imin · (1 + k · A)
µn · Cox · (W/L)1 · k ·A (7)
Also, substituting Equation 6 into Equation 3 and compar-
ing the resultant V expression with Equation 1, we obtain
the value of coefficient κ as:
κ =
√
1
2
(W/L)1
(W/L)c1,2
k ·A
1 + k · A ·
√
1−
√
1− (m− 1
m + 1
)2
(8)
Note that (W/L)1 is the size of M1 in the biasing circuit
and (W/L)c1,2 represents the size of N1 and N2 in the win-
dow comparator circuit (shown in Figure 3). The above
equations show that various parameters can be adjusted to
achieve the desired VF and κ values.
Note that the amplifiers used in the biasing circuits can
be simple low-gain amplifiers. This is explained as fol-
lows. If the Vt
A term in Equation 5 is not completely ig-
nored, the expression of IDS1 can be re-written as:
IDS2 ≈ ζ · [(Vin − Vsg)2 − 2 · (Vin − Vsg) · Vt
A
] (9)
where
ζ =
µn · Cox
2
(
W
L
)1
k · A
1 + k ·A (10)
Note that the square term (VtA )
2 is omitted due to its small
value. Inside the bracket at the right-hand side of Equa-
tion 9, the first term represents the ideal value that will re-
sult in a perfect current output; the second term represents
a linear error added to the ideal value. Thus, the relative
error α1 of the biasing circuit output can be written as:
α ≈ 2 · Vt
A · (Vin − Vsg) (11)
1α =
|Ib(ideal)−Ib(real)|
|Ib(ideal)|
It is easy to see that α has its largest value when the input
signal is just beyond the flat band region. Thus, the largest
α can be written as:
αmax =
2 · Vt
VA
· 1
A · R (12)
We define the relative variation of window comparator
error thresholds as:
δ = |V(ideal)− V(real)
V(ideal)
| (13)
It is shown in Appendix 6.1 that to achieve a given δ value
the minimum amplifier gain required is:
Amin ≈ Vt
VA
· 1R · δ (14)
For a reasonable accuracy requirement, the amplifier gain
does not need to be very high. For example, assuming
VA ≈ Vt, R = 1/5, and δ = 10%, the required gain is
around 50. Therefore, simple single-stage amplifiers can
be used in the biasing circuit. In case that a very small
δ needs to be achieved, a cascoded circuit topology can
be used to boost the amplifier gain. The voltage at the
amplifier output can be derived as:
Vg =
Vin − Vsg
k · A +
Vt
A
(15)
This indicates that the voltage swing at the amplifier out-
put is very small, which make it easy to design cascoded
amplifiers for this application even with low power supply.
4 Experiment results
The proposed window comparator circuit has been de-
signed and fabricated using a 0.18µ CMOS technology.
Transistor sizes used in the design are given in Figure 3.
The minimum channel length is avoided to reduce chan-
nel length modulation effects. The amplifiers used in the
adaptive biasing circuit shown in Figure 4 are Single-stage
amplifiers [24]. The design is powered by a single 3.3V
power supply and the signal ground level is selected at
1.65V. The layout of the design, as shown in Figure 5, is
measured by 140µ × 220µ. As observed from the plot,
there are rooms to further compact the layout by carefully
placing all the components.
The experiment setup for testing the fabricated chip is
shown in Figure 6. To verify its functionality, two syn-
chronized sinusoidal signals with frequency 200KHz and
magnitude 500mV are applied to the comparator inputs.
The signal applied to comparator input Vin2 is centered at
the signal ground level 1.65V. The other signal is elevated
from the signal ground level by 160mV. Thus, the differ-
ence between Vin1 and Vin2 of the comparator circuit is al-
ways 160mV. The captured oscilloscope display is shown
in Figure 7. Since the oscilloscope used in our experiment
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Figure 5. The comparator layout.
has only two channels. One channel of the oscilloscope is
used to probe comparator input Vin1 and the other chan-
nel measures the comparator output. When the inputs are
close to the signal ground level, the comparator circuit has
small error thresholds and the comparator output is logic 0
to indicate the detection of the input difference. However,
when the input signals are around their peak values, the
comparator error threshold becomes larger and the same
input difference is not detected by the comparator circuit.
Figure 6. The measurement setup.
Figure 7. Captured oscilloscope display.
The comparator error thresholds with different input
signal levels are also measured. The measurement results
are plotted in Figure 8. It clearly indicated that the de-
sired adaptive error threshold is implemented in our de-
sign. When the magnitude of the input signal (|V in −
VSG|) is smaller than 0.18V (Vin ranges from 1.47V to
1.83V ), the comparator has a constant error threshold of
120mV and the realized flat band ratio is 0.36. When the
input magnitude is higher than 0.18V , the comparator has
a relative error threshold. The slope of the error thresh-
old is 0.45V/V . It is observed that the error thresholds
in the right side of the relative region are slightly higher
than that in the left side of the relative region. This is
due to the channel modulation effects of Transistor N3 in
Figure 3. In the left side of the relative region, the com-
parator inputs have low voltage and the voltage across the
drain and source of N3 is also low. Consequently, the
drain to source current of N3 is reduced, assuming it has
finite output resistance due to channel length modulation
effects. This can be improved by using a large channel
length for N3.
1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2 2.1
0.1
0.12
0.14
0.16
0.18
0.2
0.22
0.24
0.26
0.28
Vin
Vt
h
Vin vs Vth curve
Figure 8. Measured error threshold with dif-
ferent input voltage.
5 Concluding remarks
A window comparator circuit with adaptive error thresh-
olds is presented in this work. Design concerns of the pro-
posed circuits are addressed and analytical equations are
developed for helping the selection of component param-
eters during the design phase. The circuit has been fabri-
cated using a 0.18µ CMOS technology. Measurement re-
sults confirmed that the circuit performance meets our de-
sign goals. The proposed adaptive error threshold scheme
enables window comparators to more effectively distin-
guish signal differences caused by circuit faults from by
tolerable parasitic effects. This feature is very desirable in
various analog testing applications.
6 Appendix
6.1 Estimation of the minimum amplifier gain
We use Iideal and Ireal to represent the ideal and real-
ized biasing currents. Substituting Equations 3 and 11 in
the definition of δ, we have:
δ = 1−
√
Ireal
Iideal
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= 1−√1− α (16)
Move δ to the right-hand side and
√
1− α to the left-hand
side of the equation; perform square operation to both
sides of the equation. Then, we have:
1− α = (1− δ)2 (17)
Substituting Equation 12 into the above equality, we can
solve Amin as:
Amin =
2 · Vt
VA
· 1R · (2 − δ) · δ (18)
If δ is small, 2− δ ≈ 2. Thus, we have Equation 14.
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